wiRedPanda
Logic Circuit Simulator
Loading...
Searching...
No Matches
MappedPinSystemVerilog Member List

This is the complete list of members for MappedPinSystemVerilog, including all inherited members.

m_elmMappedPinSystemVerilog
m_pinMappedPinSystemVerilog
m_portMappedPinSystemVerilog
m_portNumberMappedPinSystemVerilog
m_varNameMappedPinSystemVerilog
MappedPinSystemVerilog()=defaultMappedPinSystemVerilog
MappedPinSystemVerilog(GraphicElement *elm, const QString &pin, const QString &varName, Port *port, const int portNumber=0)MappedPinSystemVeriloginline